projects / llvm-toolchain-10.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3e60d57) | patch
Add support for min/max/umin/umax atomics
authorMirko Brkusanin <Mirko.Brkusanin@rt-rk.com>
Thu, 12 Dec 2019 10:19:41 +0000 (11:19 +0100)
committerJames Clarke <jrtc27@debian.org>
Fri, 20 Dec 2019 18:30:29 +0000 (18:30 +0000)
commitc939ddbaac94156ed942e38f4b16499e996fca8e
tree5fee5a835fd26d33c017e22c2e0b8a207d15fcfftree | snapshot
parent3e60d57d6ec01f96d4829fbfe484bb420820ffc1commit | diff
Add support for min/max/umin/umax atomics

In order to properly implement these atomic we need one register more than other
binary atomics. It is used for storing result from comparing values in addition
to the one that is used for actual result of operation.

https://reviews.llvm.org/D71028

Changed-by: James Clarke <jrtc27@debian.org>
[Backported to 9 by replacing Register with unsigned]

Gbp-Pq: Name D71028-mips-rust-test.diff
llvm/lib/Target/Mips/Mips64InstrInfo.td diff | blob | history
llvm/lib/Target/Mips/MipsExpandPseudo.cpp diff | blob | history
llvm/lib/Target/Mips/MipsISelLowering.cpp diff | blob | history
llvm/lib/Target/Mips/MipsInstrInfo.td diff | blob | history
llvm/lib/Target/Mips/MipsScheduleGeneric.td diff | blob | history
llvm/lib/Target/Mips/MipsScheduleP5600.td diff | blob | history
llvm/test/CodeGen/Mips/atomic-min-max-64.ll [new file with mode: 0644] blob
llvm/test/CodeGen/Mips/atomic-min-max.ll [new file with mode: 0644] blob
llvm/test/CodeGen/Mips/atomic.ll diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.